ow-k (k=2.0/keff=2.4) Hybrid Delectrics/Cu Dual-Damascene Interconnects With Selective Barrier Layers for 32 nm Node," Proc. of the Adv. Metal. Conf., 2006, p. 37.
7. T. Usami et al., "Highly Reliable Interface of Self-Aligned CuSiN Process With Low-k SiC Barrier Dielectric (k=3.5) for 65 nm Node and Beyond," Proc. of IITC, 2006, p. 125.
8. W.S. Shue, "Evolution of Cu Electro-Deposition Technologies for 45 nm and Beyond," Proc. of IITC, 2006, p. 175.
9. J. Gambino et al., "Effect of CoWP Cap
ping Layers on Dielectric Breakdown of SiO2," IPFA, 2007, p. 59.
10. J. Gambino et al., "Reliability of Cu Interconnects With Ta Implant," Proc. of IITC, 2007, p. 22.
11. USA Patent application 10/980,076, to be issued June 11, 2008.
12. M.-S. Yeh et al., "Effect of Cu Line Capping Process on Stress Migration Reliability," Proc. of IITC, 2006, p. 113.
13. B. Predel, Group IV Physical Chemistry - Phase Equilibria, Crystallographic and Thermodynamic Data of Binary Alloys, Volume 5 - Electronic Materials and Semiconductors, O. Madelung, ed., Landolt-Bornstein, Springer-Verlag, 2006.